

A 16-BIT RISC PROCESSOR FOR COMPUTER HARDWARE INTRODUCTION

Anuruddh Sharma^{#1}

Electronics & Communication dept.
Acropolis Institute of Research & Tecnology
Indore,India

Mukti Awad^{#2}

Electronics & Communication dept.
Acropolis Institute of Research & Tecnoogy
Indore ,India

Abstract- Processors are the heart of all “smart” devices, whether they be electronic devices or otherwise. Their smartness comes as a direct result of the decisions and controls that processor makes .The existing commercial microprocessors are provided as black box units; with which users are unable to monitor internal signals and operation process, neither can they modify the original structure. In order to solve this problem 16-bit fully functional single cycle processor is designed in terms of its architecture and its functional capabilities. The procedure of design and verification for a 16-bit processor is introduced in this paper. The key architecture elements are being described, as well as the hardware block diagram and internal structure. The summary of instruction set is presented. This processor is modify as a VERILOG Hardware Description Language (VERILOGHDL) and gives access to every internal signal. In order to consume fewer resources, the design of arithmetic logical unit (ALU) is optimized. The RTL views and verified simulation results of processor are shown in this paper. The synthesis report of the design is also described. The design architecture is written in VERILOG Hardware Description Language (VERILOGHDL) code using Xilinx ISE tool for synthesis and simulation.

Keywords: Arithmetic logical unit (ALU); control unit (CU); comparator; shifter; rotation; instruction se; VERILOGHDL; Xilinx.

I. INTRODUCTION

Processors are divided into 3 categories: 8-bit, 16-bit and 32-bit processor, depending upon the demand of performance, cost, power and programmability. 8-bit processors have extreme low cost and consume less power for simple control system. In contrast to 8-bit, 32-bit processors have high programmability, high performance and are widely used in cellular phone and PDA that need high computation but it has high power consumption. On the other hand 16-bit processors have high performance and power than 8-bit processor and low power consumption than 32-bit processor. They are often used in 16-bit applications such as disk driver controller, cellular communication and airbags.

The 16-bit fully functional single cycle processor is applicable for real tasks and also used for assembly language programming. We need to participate in the process of processor design and to understand the inner structure of

processor. Therefore its architecture is well structured and simple enough so that it can be built by first grade students, without any design experience. These all requirements can be obtained by the FPGA based processor with Hardware Description Language VERILOGHDL. Figure 1 shows the basic steps to design the processor.

The remaining paper is organized as follows. The next section of the paper describes the internal architecture of 16-bit fully functional single cycle processor, System operation and interaction between different units, ALU and Instructions. Section III introduces functional simulation results. Section IV describes logic synthesis.




Fig.1. Design Flow Steps Methodology

II. GENERAL ARCHITECTURE OF TEACHING PROCESSOR

A processor incorporates most or all of the functions of a computer’s Central Processing Unit (CPU) on a single IC or microchip. In order to accomplish these several innovative and unconventional design tradeoffs have been made, without compromising the goals. The general architecture of 16-bit teaching processor is shown in figure 2. It contains number of basic pieces. There is a register array of 8-bit and 16-bit, a 16-bit ALU, a 16-bit shifter, a program counter, an instruction register, a 16-bit comparator, an address register and control unit. All of these units communicate through a common 16-bit tri-state data bus.

A. System operations and interaction between different units

The top level design consists of the processor block and a memory block communicating through a bi-directional data bus, an address bus, and few control lines. The processor fetches instructions from external memory and executes these instructions to run a program. These instructions are stored in instruction register and decoded by control unit. The control unit causes the appropriate signal interaction for processor unit to execute the instruction.

If the instruction is an add of two registers, the control unit would cause the first register value to be written in operational register (OpReg) for temporary storage. The second register value would then be placed on data bus. The ALU is now set at add mode and result will be stored in output register (OutReg). Output register stores the resulting value until it is copied to the final destination. When executing an instruction, number of steps takes place. Program counter holds the address in memory of the current instruction. After an instruction has finished execution, the program counter is advanced to where the next instruction is located. If the processor is executing a linear stream of instructions, this is the next instruction. If a branch is taken, the program counter is loaded with next instruction location directly. The processor values the address register, which gives output as new address on the address bus. At the same time, control unit sets the R/W (read write signals) to '0' for read operation and sets signal VMA (Valid Memory Address) to '1', signaling the memory that the address is now valid. Memory decodes the address and places the memory data on data bus. When data has been placed on data bus, memory set the READY signal to '1' indicating that the memory data is ready for consumption. Control unit causes the memory data to be written into the instruction register. The control unit is now access and decodes the instruction. The decoded instruction executes, and process starts over again.




Fig.2. Internal architecture of 16-bit processor

B. Arithmetic logical unit (ALU)

The arithmetic operations are comprised of addition, addition with carry, subtraction, subtraction with borrows. Most of the time behavioral method of hardware description is employed using the following expressions:

$$A+B, A+B+C, A-B, A-B-C$$

The behavioral capabilities of HDL can be more powerful and more convenient for some designs. However, in this case the behavioral description will likely imply more adder unit usage in order to realize these functions.

The block diagram of the ALU is shown in Figure 3. It consumes only one adder unit and can co-operate with the multiplexer to realize different calculations. Table 1 shows consumed resources of the two methods.




Fig.3 ALU Block Diagram

Table 1. Consumed Resources Report

	Behavior Description	Structural Description
Number of Slices	54	49
Number of 4 input LUTs	80	77

An alternative way adopted, structural description is to split the ALU into two modules, Logic module and Arithmetic module. During a component design experiment, to facilitate the manual operation, the parameter is set as 4 bits; otherwise, for a principal machine design, only the parameter needs to be changed to 16 bits to become a 16-bit ALU.

The advanced ALU has basic arithmetic and logical operations including addition (+), subtraction (-), multiplication (*), negation (^), and in addition of some other operations such as bit shifts (<<,>>), bitwise logic operations (&,&,^,~), and logical operations (&&,&!,|,~).

C. Instructions

Instructions can be divided into five major categories:-

- CPU Control – instructions like NOP, STOP or SET does not generate numeric result but alter the processor’s state. The SET and CLR instructions allow setting and clearing of any status or control flag.
- Data Transfer – instructions like MOV, LOAD or PUSH copy the content of an internal register to another register, a memory location, or load the data from these sources to register file.
- Branch and Subroutine -- instructions like JMP, CALL or RET alter the value of program counter and access the call stack.
- Arithmetic and Logic -- instructions like ADD, NEG or XOR generate numeric result as a function of two

source operands, in unsigned integer depending of the state of SF flag.


- Multiplication and Division -- these instructions generate two results during execution. The multiplication will output a 32-bit result and the division will output a quotient and a remainder.

Table2. INSTRUCTION SET


SUBI	Immediate subtraction	SUBI Rd, k	Rd Rd - k
AND	Logic AND	AND Rd, Rs	Rd Rd • Rs
OR	Logic OR	OR Rd, Rs	Rd Rd or Rs
NOT	Logic NOT	NOT Rd	Rd NOT (Rd)
SHL	Shift register left	SHL Rd	Rd(n+1) Rd(n), Rd(0) 0
SHR	Shift register right	SHR Rd	Rd(n) Rd(n+1), Rd(7) 0
JMP	Immediate jump		PC PC+k
JMR	Jump to register	JMR Rd	PC Rd
BRC	Branch if carry	BRC k	if (C = 1) then PC PC + k
BRZ	Branch if zero	BRZ k	if (C = 1) then PC PC + k
BRH	Branch if half-carry	BRH k	if (C = 1) then PC PC + k
LDI	Load immediate	LDI Rd, k	Rd k
LDD	Direct load from memory	LDD Rd,[A]	Rd [A]
LDX	Indirect load from memory	LDX Rd,[Rs]	Rd [Rs]
STD	Direct storage to memory	STD [A],Rd	[A] Rs
STX	Indirect storage to memory	STX [Rd],Rs	[Rd] Rs
LDP	Load from program counter	LDP Rd	Rd PC

- Rd: Destination register, Rs: Source register
k: Constant, PC: Program counter A: Address

Type I:



Type I:



Type R:




Fig.4. Instruction format per instruction type

D. Simulation Results

Functional simulation is the way to verify a design. In our design we verify the components of processor by the functional simulation and obtained the simulated data which confirms the work ability of our design. Here we also found that functional simulation is also verified for the whole processor.




Fig.5. Simulation Result of ALU




Fig.6. Simulation Result of Shifter




Fig.7. Simulation Result of Comparator




Fig.11. Simulation Result of Control Unit




Fig.8. Simulation Result of Biregister




Fig.12. Simulation Result of CPU




Fig.9. Simulation Result of Triregister




Fig.10. Simulation Result of RAM

E. Logic Synthesis

The RTL description of a design is taken through logic synthesis in an EDA tool, which generates a gate-level description (net list) automatically. It converts the VERILOGHDL code into gate level architecture.




Fig.13. RTL View of ALU




Fig.14. RTL View of Shifter




Fig.15. RTL View of Comparator

