

# Single Electron Tunneling Technology based Level Sensitive SR Latch Circuit for Next Generation Novel Bios Architecture

<sup>1</sup>Jayanta Gope, <sup>2</sup>A. R. Sarkar

<sup>1&2</sup>Prof. Electronics and Communication Engineering Dept. and Prof. Electrical Engineering Dept. Camellia School of Engineering and Technology, West Bengal, India, jayantagope@rediffmail.com

<sup>3</sup>R. S. Bandyopadhyay, <sup>4</sup>S. Dan

<sup>3&4</sup>Student Electrical Engineering Dept. Camellia School of Engineering and Technology, West Bengal, India

**Abstract**—Downscaling of the minimum feature size of CMOS transistor has been the basis for advancement in the ultra large integration technology for long years. But by no means it is a never-ending process. The Single Electron Tunneling (SET) technology has created high expectations for post CMOS era as it is compatible for designing low power consuming nano-scaled device that posses high integration density. The tunnel junction of the SET circuits is the key basis that controls the movement of individual electrons. The present work demonstrates a hypothetical approach to design a Single Electron Device (SED) based commercially viable logic circuit to be incorporated in next generation ICs.

**Keywords**- Single Electron Tunneling; Single Electron Device; e-beam lithography; tunnel junctions; Coulomb Blockade

## I. INTRODUCTION

Downscaling of electronic device sizes is fundamental for continuing the progress of very large scale ICs. MOSFETs, are reckoned as the most prevalent electron devices for VLSI applications, and thus shrinking of MOSFET size [1-3] is optimum for the development of the semiconductor industry. The driving force accounted for the radiance in electronic industry is Moore's Law. As stated by Sir. G. Moore - the transistor density of a single chip doubles within the span of only 18 months; the cost and power of the chip is reduced considerably [4]. Dennard in his classic theory [5] in late 1970's pointed out that simple dimension shrinkage with supply voltage if reduced in a relatively slow pace can enhance the transistor density as well as improve the performance simultaneously. However, the reality is that the power dissipation has also increased proportionately. The fact is that if it remains unchanged, then the power density of chip is soon likely to exceed the value in a nuclear reactor or equal to the value on the surface of sun [6,7]. With the power dissipation ripens to serious hindrance of technological advancement, novel technologies are prerequisite to solve the power dissipation problems along with short channel effect, leakage phenomena and performance degradation like problems. In this 'More Than Moore' technological aspect SET based SEDs are opted as new horizon of future commercial electronics.

The extensive sophisticated advanced e-beam lithography technique revolutionized the age old fabrication technique for device miniaturization [8]. Along with this SET technology paved his way into the nanoelectronics. The intrinsic worthiness of SET technology is the potentiality to carry one electron singly i.e., merely a single electron is enough to toggle on and off states of a SET; whereas, transistors in conventional CMOS based microelectronics hang on on millions of electrons to perform the same transition [9-12].

The low power operational characteristic of SET controls the instability and reliability problem. The speed power product lies just underneath the quantum limit set by the Heisenberg's uncertainty principle. The processing speed is approximately same to the electronic speed whereas the exquisite sensitivity is of five orders of magnitude when compared to conventional solid-state MOSFET transistors. Besides low power consuming operations; comparison between SET and CMOS revealed that (1) the integration density remains much higher than the present VLSI/ULSI chips; (2) the propagation delay is of 4ns, which is 1/3<sup>rd</sup> of the propagation delay of the conventional gates that take 12ns for the same device operation (3) the execution time required is nearly one third of the conventional logic based circuits and (4) the speed efficiency improves to 300% in respect to CMOS transistors [13-17].

SET exhibits incredible viability and potentiality. There has been reports of extensive research to develop specific applications of SETs in Defense applications (for unmanned and remote areas), Space Technologies (such as space vehicles), medical applications (such as space-maker battery) etc. The research criteria in such applications are concentrated on minimum power for maximum battery lifetime. Remarkably, the power savings remains the highly decisive factor for most portable application. In contrast for low power consuming device the size of the device can be reduced considerably. These talents of SET show enormous possibility for applications in modern technological era. Researchers now tend to employ this technology in every sphere of life. Here the authors report a novel design of Level Sensitive SR Latch based on SET technology with the aim to implement the same logic in SED made IC. Subsequently the orthodox theory of SET is bestowed along with some logical realizations using

SETs and finally the Level Sensitive SR Latch circuit is modeled.

## II. THE ORTHODOX THEORY OF SET TECHNOLOGY

### A. SET Structure

As represented in Figure 1, two tunnel junctions positioned in series (known as a Coulomb-island) forms the SET. Electrons are permitted to enter by tunneling through one of these insulators. The device configuration of SET is quite identical with the ordinary Field Effect Transistor (FET) having three terminals; i.e., the outside terminal of each tunnel junction labeled as “source” and “drain”; and the “gate” terminal that are capacitively coupled to the node between the two tunnel junctions. The capacitor performs as a third tunnel junction, but from the constructional perspective it is much thicker than the others so that no electrons can tunnel through it. The capacitor is subjected to provide the path of setting the electric charge on the Coulomb Island [18-22].

### B. Coulomb Blockade Structure

The electrical potential of the Coulomb Island as projected is tuned using a third electrode, known as the gate. Structurally, it is capacitively coupled to the island. In the blocking state the accessible energy levels are far beyond the tunneling range of the electron on the source contact. All energy levels on the island are occupied with lower energy electrodes. The substitute is to apply positive voltage to the gate electrode and thereby the energy levels of the island electrode are lowered. The electron ( $e^1$ ) can tunnel onto the island ( $e^2$ ), occupying a previously vacant energy level. From there it can tunnel onto the drain electrode ( $e^3$ ) but it shows much inelasticity to scatter and reach the drain electrode Fermi level ( $e^4$ ). The energy levels of the island electrode shown in the Figure. 2 are evenly spaced (i.e., apart  $\Delta E$ ). This increases the self-capacitance  $C$  of the island, given by  $C=e^2/\Delta E$  [23,24].

### C. Passing of Electrons through Tunnel Junction

The Tunneling of an electron occurs from point to point of a tunnel junction to the opposite end point of the tunnel junction; thereby the charge distribution of that particular circuit varies. The controlling strategy is that we require Coulomb Energy  $E_C$  to charge an island with an electron where  $E_C=e^2/(2C)>K_B T$ ; only if  $C$  is the overall capacitance of an island and  $K_B$  is Boltzmann’s constant ( $K_B=1.38\times 10^{-34}$  J/K). In case this Coulomb Energy is greater than the available thermal energy, the movement of electrons can be controlled by controlling the available energy supplied by voltage source as shown in Figure 3. [25-28].

### D. Single Electron Circuits

The simple notion of operation is that if an electron approaches at point ‘A’ and simultaneously if the pulse i.e.,  $\Phi_{n-1}>5mV$  is applied then the electron passes the tunnel junctions (J1 and J3) to C or E as in Figure 4. Even though, tunneling is subjected to the condition of the Coulomb energy [ $E_c=e^2/(2C)$ ] plus the applied energy must be greater than the potential height of the barrier energy of junction(s) J1 or J3.

Thus, the electron trails the path ABCD or ABEF as long as the signal  $X_i>5mV$  and the corresponding total energy i.e., Coulomb energy plus the applied energy is greater than static potential junction energy of J2 or J4. This route ABCD or ABEF is thought of ‘1’-branch or ‘0’-branch. This acknowledged procedure is the basis of designing several Tunnel Junction made Digital Logic Circuits [29-34].

## III. LOGIC GATE DESIGN USING SET

Before industrial production of SET based circuits, it is utmost essential to explore and exploit all the intrinsic qualities of SETs in a broader way to develop fundamental logic gates in a comprehensive manner. Several attempts have been reported so far in this regard [35-38]. Keeping pace with conventional logics, SETs fundamentally are a greater successor in next generation nano ICs. For real time applications SET based various logic gates have been under in-depth research [39-42]. Such SET based AND, OR, NOT, NOR and NAND gates are shown below in Figure 5, 6, 7, 8 and 9 respectively.

Authors here accumulate these sophisticated designed gates to shape the newly proposed unconventional logic design of level sensitive SR latch.

## IV. SET LOGIC GATE BASED LEVEL SENSITIVE SR LATCH DESIGNING

Before further deep penetrating into the main topic of SET made exclusive latches for next generation novel bios architecture, the authors tally the associated problems of ordinary SR latches. The problems are enumerated in the following sections categorically. Finally the empirical results are summed up to design the novel SET based SR latch nano IC.

### A. Problems and Anticipated Solutions of conventional SR latch

Does not the conventional circuit of SR latch with cross-coupled NOR gates perform as per scheduled? What happens if  $S=1$  &  $R=1$  simultaneously and both are released to 0? The answer lies in the uncertainty i.e., we don’t know what value of  $Q$  (output) will be.  $Q$  is supposed to oscillate depending on the slightly longer path of the NOR gates than the other making it 0 or 1 eventually. The attributed problem considered here is not just one of a user pressing two buttons at the same time but also the same situation arises if SR inputs are resulted from a circuit that supposedly never sets  $S=1$  and  $R=1$  at the same interval. It also originates due to different delays of different paths.

One probable approach is to add a clock enabled signal to the inputs of SR latch which changes the state of  $S$  &  $R$  only when it is in zero state. Otherwise the input signal to the SR latch circuit is never set  $SR=11$ , except momentarily due to path delays. To maintain stability –

- i. It is required to change clock signal to 1 only after sufficient time for  $S$  and  $R$  to be stable.

- ii. Simultaneously when clock signal is enabled i.e., it becomes 1, the stable S and R value passes through the two AND gates placed earlier to the SR latch's S1 and R1 inputs.

The outcomes are – (a) ensures that never S and R becomes 1 and 1 (b) it stabilizes the state i.e., it operates only when clock is set to 1 and (c) it stores the bit.

#### V. THE SET BASED LEVEL SENSITIVE SR LATCH IC

An attempt to design the entire Level Sensitive SR Latch required painstaking and restless effort using SET logic. The all-inclusive detailed structure is enunciated in Figure 10. The modus operandi of the circuit is simple but robust because of its intrinsic quality.

The empirical design is thoroughly scrutinized using Monte Carlo based simulation platform. The outcomes of the model are of better acceptability and the process undoubtedly has a greater proximity in being realized in an on-chip platform. Other step by step analysis of the circuit is not shown here due to space limitations but the vital statistics are penned down in the following sections to study its effectiveness in the post CMOS era.

##### A. A Comparative Study of CMOS based and SET based Level Sensitive SR Latch Circuit

The Table.1 corresponds to the comparative study of the Level Sensitive SR Latch circuit keeping in mind that the most efficient fabrication technology is adapted for both Transistor-Transistor Logic and Single Electron Transistor Logic. Other careful thoughts include that in both the cases simplicity is given the first criteria to make the circuit cost effective.

Study rendered that in all state of affairs the SET based Level Sensitive SR Latch Circuit possess larger aptness than conventional CMOS based circuits. The projected future SET based IC is not only very low power consuming architecture but it can provide result at a quicker speed. Thus a very high-speed computation is certainly attained with this design of newly proposed SET based Level Sensitive SR Latch IC. The power dissipation as originated for switching a single bit is of few  $\mu\text{W}$  which is noticeably minute when compared to conventional devices. It comprises higher prospect of providing much more component density thereby reducing the future IC sizes. Besides, other phenomenal distinctiveness, this SET based Level Sensitive SR Latch circuit is quite faster than any conventional CMOS based circuit.

TABLE I.

| The Comparative Study of CMOS vs. SET |                                 |              |                            |               |
|---------------------------------------|---------------------------------|--------------|----------------------------|---------------|
| Circuit Name                          | Propagation Delay time per Gate | Faster speed | Power dissipation per Gate | Consume Power |
| CMOS                                  | 12 ns                           | 1            | 0.01 / 10-12 mW            | 1             |
| SET                                   | 6 ns                            | 2            | $\sim 1\mu\text{W}$        | $1/10^3$      |

Some approximate but much proximity to the actual values are indexed.

#### VI. CONCLUSION

The Single Electron Tunneling technology is fabricated with the composite fundamental concept of manipulating electrons at a large scale and the robust effects of the electronic charge discreteness. Its unmatched magnitude is amplified periodically with size reduction. In this modeling endeavor, the single charge is proficiently and resourcefully incorporated to manipulate and control the correlated electron tunneling in small capacitance structure. The contemporary era demands superiority by including low power consuming, nano dimensional, longer battery life and easy portable consumer electronics into daily life which can be achieved only if advantageous power consumption technique can be adopted and if the size can be absolutely reduced for easy portability like considerations. In these circumstances SET technology has positioned itself in a driving seat. Further the aspiring logical operations when realized by SET technology, creates greater prospect in future SET based Logic Circuits. Sophisticated mankind is waiting eagerly to adopt several decision-making technologies and thus this quest to commercialize the SET technology in a broader way has moved the Scientists and Researchers to devote themselves in hardware implementation of such technologies.

#### ACKNOWLEDGMENT

I, Jayanta Gope on behalf of my co-authors hereby acknowledge the kind technological and financial support provided by Prof. (Dr.) A. S. Chaudhury, Hon'ble Director of Camellia School of Engineering and Technology, West Bengal, India, to carry out this rigorous research.

#### REFERENCES

- [1] Y. Taur, "CMOS design near the limit of scaling", IBM J. RES. & DEV. VOL. 46 NO. 2/3 MARCH/MAY 2002.
- [2] H. Iwai and S. Ohmi, "Silicon integrated circuit technology from past to future", Microelectron. Reliab., vol. 42, 2002, pp. 465-491
- [3] H. Iwai, "CMOS downsizing toward sub-100 nm", Solid-State Electron., vol. 48, 2003, pp. 497-503
- [4] Moore, Gordon E. (1965). "Cramming more components onto integrated circuits" Electronics Magazine. p. 4. Retrieved 2006-11-11.
- [5] Dennard R H, Gaensslen F H, Kuhn L, et al. "Design of Micron MOS Switching Devices". In: International Electron Devices Meeting, IEEE, 1972, 18: 168-170
- [6] Pollack F. Intel 1999. In: The International Technology Roadmap for Semiconductors, 2005
- [7] G. M. Whitesides and J. C. Love, 2001. "The Art of Building Small". Scientific American, September.
- [8] P. Rai-Choudhury (Ed), 1997. Handbook of Microlithography, Micromachining and Microfabrication.
- [9] T. A. Fulton and T. J. Dolan, Phys. Rev. Lett. 59,109(1987).
- [10] S. M. K.K. Likharev, "Correlated discrete transfer of single electrons in ultra small tunnel junctions", IBM J. Res. Devel., vol. 32, pp. 144-158, January 1988.
- [11] D.V. Averin and K.K. Likharev, "Single-electronics: Correlated transfer of single electrons and Cooper pairs in small tunnel junctions", in Mesoscopic Phenomena in Solids, ed. by B. Altshuler, P. Lee and R. Webb. Amsterdam: Elsevier, 1991, p. 173-271
- [12] Yukinori Ono, Yasuo Takahashi, Kenji Yamazaki, Masao Nagase, Hideo Namatsu, Kenji Kurihara, and Katsumi Murase, "Fabrication Method for IC-Oriented Si Single-Electron Transistors" IEEE

- TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 1, JANUARY 2000.
- [13] R. Knobel, C. S. Yung, and A. N. Clelanda, "Single-electron transistor as a radio-frequency mixer", APPLIED PHYSICS LETTERS, VOLUME 81, NUMBER 3, pp. 532-534, July 2002.
- [14] Hu, C.H., Jiang, J.F. and Cai, Q.Y. (2002) 'A single electron transistor based analog/digital converter', Proceedings of the IEEE-NANO 2002, pp. 487-490.
- [15] C. Lageweg, S. Cotofana, and S. Vassiliadis, "Single electron encoded latches and flip-flops," IEEE Trans. Nanotechnol., vol. 3, no. 2, pp. 237–248, Jun. 2004.
- [16] Teruhisa Matsui, Jun Kawarabayashi, Kenichi Watanabe and Tetsuo Iguchi, "Evaluation of Single-Electron Transistor as Nanoscale Thermometer for a Cryogenic Radiation Detector", Journal of NUCLEAR SCIENCE and TECHNOLOGY, Supplement 6, pp. 73–77 September 2008.
- [17] Om Kumar and Manjit Kaur, "Single electron transistor: Applications & problems", International journal of VLSI design and communication system (VLSICS) Vol. 1, No. 4, Dec. 2010.
- [18] H. van Houten, C.W.J. Beenakker, and A.A.A. Staring, "Coulomb blockade oscillations in semiconductor nanostructures", in: *Single Charge Tunneling*, ed. by H. Grabert and M.H.Devoret. New York: Plenum, 1992, pp. 167-216.
- [19] K. Uchida, "Analytical single-electron transistor (SET) model for design and analysis of realistic set circuits," Jpn. J. Appl. Phys., vol. 39, pp. 2321– 2324, 2000
- [20] Yong Yang, Masayuki Nogami, "Room temperature single electron transistor with two-dimensional array of Au–SiO<sub>2</sub> core–shell nanoparticles" Elsevier Ltd, Science and Technology of Advanced Materials 6 (2005) 71–75
- [21] Qiliang Li, Sang-Mo Koo, Monica D Edelstein, John S Suehle, and Curt A Richter: "Silicon nanowire electromechanical switches for logic device application" Nanotechnology 18 (2007) 315202 (5pp) IOP PUBLISHING, Online at stacks.iop.org/Nano/18/315202
- [22] Jun Hyuk Cheon, Seung Hyun Park, Moon Hyo Kang, Jin Jang, Sung Eun Ahn, Jeffrey Cites, Carlo Kosik Williams, and Chuan Che Wang "Ultrathin Si Thin-Film Transistor on Glass", IEEE ELECTRON DEVICE LETTERS, VOL. 30, NO. 2, FEBRUARY 2009
- [23] H. van Houten, C.W.J. Beenakker, and A.A.A. Staring, "Coulomb blockade oscillations in semiconductor nanostructures", in: *Single Charge Tunneling*, ed. by H. Grabert and M.H.Devoret. New York: Plenum, 1992, pp. 167-216.
- [24] T. H.Wang and S. Tarucha, "Effects of coupling and resonant tunneling on Coulomb blockade oscillations in an asymmetric double quantum dot structure," Appl. Phys. Lett., no. 71, pp. 2499–2501, 1997.
- [25] H. Grabert and M.H. Devoret "Single Charge Tunneling", New York: Plenum, 1992.
- [26] A. Ohata, H. Niyama, T. Shibata, K. Nakajima, and A. Torumi, "Silicon-based single electron tunneling transistor operated at 4.2 K", Jpn. J. Appl. Phys., pt. 1, vol. 34, pp. 4485–4487, August 1995.
- [27] J. R. Barker, S. Babiker, and S. Roy, "Single electron transport in nanostructured systems," Phys. B, pp. 22 787–22791, 1997.
- [28] A. N. Korotkov, Int. J. Electron. 86, 511 (1999).
- [29] N.Asahi et al.: "BDD devices" IEEE Trans. ED '42 11, pp1999-2003.1995.
- [30] N.Asahi et. al: Single-election logic systems based on BDD "IEICE Trans.ED E-81-C Jan 1998.
- [31] D. V Averin and K. K. Likharev edited by B. Altshuler, P. lee and Webb., Amsterdam, Elsevier, 173, 1991
- [32] Feldhein D L, Keating C D, Chem Soc Rev, v27, 1998.
- [33] Goran Johansson, Andreas Kack, Goran Wendin, Phys. C, v368, 2002, p289
- [34] S. Komiyama, O. Astafiev, V. Atanov, T. Kutsuwa, and H. Hirai, Nature(London), 403,405, 2000
- [35] Ken Uchida, Junji Koga, Ryuji Ohba, and Akira Toriumi "Programmable Single-Electron Transistor Logic for Future Low-Power Intelligent LSI: Proposal and Room-Temperature Operation", IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 7, JULY 2003.
- [36] B. H. Lee and Y. H. Jeong, "A Novel SET/MOSFET Hybrid Static Memory Cell Design, IEEE Trans. On Nanotechnol., vol. 3, no. 3, pp. 377-382, 2004.
- [37] K. Degawa, T. Aoki, T. Higuchi, H. Inokawa, Y. Takahashi, "A single-electron-transistor logic gate family for binary, multiple-valued and mixed-mode logic", IEICE Transactions on Electronics, Volume E87-C, Issue 11, November 2004, Pages 1827-1836.
- [38] K. Navi, M. J. Sharifi, D. Bahrepor and M. Yaghoubi, "High Speed Saturating Counter based on Single Electron Device," 12th Computer Society of Iran (CSI) Computer Conference, March, 2007.
- [39] J. Gope et.al., "Single electron device based string detector for the identification of Frame Delimiters in Data Transfer Protocols", National Conference on Digital Information Management (NCDIM'07), Thadomal Shahani Engineering College & Computer society of India, Mumbai-400050, during 23-24<sup>th</sup> March 2007.
- [40] Jayanta Gope, et.al., "Single Electron Device Based Application Specific Integrated Circuit Design for Use in Stock Market" In National Conference on Advanced Computing and Computer Networks (NCACCN 2007)
- [41] Jayanta Gope, et.al., "Single Electron Device Based Tea Vending Machine", International Engineering and Technology (IETECH) Journal of Information Systems, Vol-2; No:2, 2008, pp 046-051.
- [42] Jayanta Gope, Giriprakash H, Subir Kumar Sarkar, "Cellular Automata Based Data Security Scheme in Computer Network using Single Electron Device" Special Issue of IJCTT Vol.1 Issue 2, 3, 4; 2010 for International Conference [ACCTA-2010], 3-5 August 2010

#### AUTHORS PROFILE




Prof. Jayanta Gope, B.E., PhD (Engg.) has completed his PhD in Nanotechnology from Jadavpur University and is presently associated with Camellia School of Engineering and Technology. His field of interest includes Nano device modeling, Single Electronic devices, Spintronic Devices, Hybrid CMOS-SET. He has already published several international research articles in this category.



Prof. Alope Raj Sarkar, B.Tech; M.E. (Electrical) from Jadavpur University is presently Faculty Member of Camellia School of Engineering and Technology. His research area is Sensor and Transducers.



Mr. R. S. Bandyopadhyay is a final year student of B.Tech in Electrical Engineering Department of Camellia School of Engineering and Technology, West Bengal, India.



Mr. S. Dan is a final year student of B.Tech in Electrical Engineering Department of Camellia School of Engineering and Technology, West Bengal, India.

VII. LIST OF FIGURES




Figure 1. SET structural view




Figure 2. Energy Levels of the Island Electrode Coulomb Blockade




Figure 3. Passing of electrons in Tunnel Junction




Figure 4. Electron flow path




Figure 5. 2 input AND Gate using SET




Figure 6. 2 input OR Gate using SET




Figure 7. 2 input NOT Gate using SET




Figure 8. 2 input NOR Gate using SET




Figure 9. 2 input NAND Gate using SET




Figure 10. SET Logic Gate Based Level Sensitive SR Latch IC